Modular Multilevel Converter Based STATCOM Topology Suitable for Medium-Voltage Unbalanced Systems

Hassan Mohammadi Pirouz† and Mohammad Tavakoli Bina∗

†∗ School of Electrical and Computer Eng., K. N. Toosi University of Technology, Tehran, Iran

Abstract

This paper discusses a transformerless shunt static compensator (STATCOM) based on a modular multilevel converter (MMC). It introduces a new time-discrete appropriate current control algorithm and a phase-shifted carrier modulation strategy for fast compensation of the reactive power and harmonics, and also for the balancing of the three-phase source side currents. Analytical formulas are derived to demonstrate the accurate mechanism of the stored energy balancing inside the MMC. Various simulated waveforms verify that the MMC based STATCOM is capable of reactive power compensation, harmonic cancellation, and simultaneous load balancing, while controlling and balancing all of the DC mean voltages even during the transient states.

Key Words: DC voltage balancing, Medium voltage, Modular multilevel converter, STATCOM, Unbalanced currents

I. INTRODUCTION

Nowadays, multilevel converters are used like the power stages in STATCOMs [1], [2], due to their advantages over other converter topologies. The voltage stresses can be reduced when the number of levels increases, the power switches are driven with a low commutation frequency and multilevel converters can synthesize a voltage waveform with a very low harmonic content [3]–[8]. Compared with diode clamped multilevel converters or flying capacitor multilevel converters, the cascaded multilevel converters can be directly connected to a medium-voltage network without a bulky step up transformer, resulting in cost and weight reductions [6]–[9]. However, they have some restrictions [7]–[11] when the fast compensation of large, fluctuating unbalanced loads, such as electric traction systems [12], is required [9].

Modular multilevel converters [13] (MMC) have recently been proposed as an alternative to conventional multilevel converters in medium voltage applications [14], [15]. They provide a viable approach to constructing a reliable and cost effective STATCOM [11], with an increased number of levels capable of eliminating the coupling transformer and replacing it with cheap reactors to allow a power exchange with the power system [15]. In addition, it can operate continuously under unbalanced conditions, it is capable of surviving symmetrical and asymmetrical faults without increasing the risk of system collapse and it has fault management capability.

The focus of this paper is to realize a transformerless STATCOM, based on a MMC for the compensation of a nonlinear unbalanced load in a medium-voltage level. For this purpose, a control strategy based on the instantaneous power theory is developed for extracting the compensating current signals. Then, a new real-time current control technique is introduced for the MMC, based on the predictive control method. An appropriate switching modulation technique is applied to the MMC, keeping the stored energy in all of the legs balanced, even if the converter currents are unbalanced and the network voltages are slightly distorted. Analytical formulas are derived to demonstrate the accurate mechanism of the DC-link voltage balancing. Simulations are conducted to prove the effectiveness of the proposed controller and the topology of the MMC based STATCOM.

II. POWER CIRCUIT DESCRIPTION

A. Main circuit structure

The basic circuit structure of a four-wire STATCOM based on a MMC is depicted in Fig. 1. Unlike conventional multilevel converters such as diode clamped or flying capacitor multilevel converters, there is no common DC-link capacitor in the configuration of the proposed STATCOM topology. The MMC is comprised of two polarized star-connected half-bridge cascaded converters (HBCC), which are connected to the network in parallel. While one HBCC has a negative common link (NL-HBCC), the other has a positive common link (PL-HBCC), and the negative and positive links are floating points. Each leg of both the HBCCs consists of a number of series-connected half-bridge modules (HBM), and the legs are connected in a star structure. Thus, each HBCC can be directly connected
ponent, as shown in Fig. 2. The value of the AC voltage of each HBCC, includes a DC component and an AC component on the line-to-line voltage or the line-to-neutral voltage on a leg has a DC component, there exists no DC component on the line-to-line voltage or the line-to-neutral voltage in both HBCCs. The instantaneous voltage on any two terminals of an HBCC is dictated by the difference between the cascaded HBM voltages of each of the legs connected to those terminals. Therefore, regardless of the filter inductor voltages, the line-to-line voltages of an HBCC can be adjusted within \([-V_{DCM}, +V_{DCM}]\). To enable compensation of the inductive loads, a value of \(V_{DCM}\) must be chosen that is greater than the peak-to-peak amplitude of the line voltage [16]. In addition, both the NL-HBCC leg and the PL-HBCC leg connected to the same phase are controlled so that they constantly supply half of the MMC current per phase.

C. Balancing currents

Under unbalanced conditions, the flow of the negative-sequence currents on the output side of the MMC causes the DC currents to flow along the HBCC legs of the converter. In this condition, the energy stored in the HBM capacitors of the leg supplying active power wants to be reduced, while it wants to be increased in the leg consuming active power. The energy stored in both of the legs connected to one phase (pair-leg) is equal, because each leg provides half of the output current in the corresponding phase. Nonetheless, the energy stored in the four pair-legs of the MMC may have different values, in the unbalanced condition. As a result, the direct balancing currents \((I_{B_x})\), flow from the over-charged pair-legs towards the under-charged pair-legs. Under such circumstances, the leg currents of the pair-leg connected to phase \(x\) are equal to:

\[
\begin{bmatrix}
  i_{Nx} \\
  i_{Px}
\end{bmatrix} = \begin{bmatrix}
  \frac{i_{Cx}}{2} + I_{Bx} \\
  \frac{i_{Cx}}{2} - I_{Bx}
\end{bmatrix} (x = a, b \text{ or } c) \tag{1}
\]

where, \(i_{Nx}, i_{Px}, i_{Cx}\) and \(I_{Bx}\) are the NL-HBCC leg current, the PL-HBCC leg current, the STATCOM output current and the pair-leg balancing current, respectively, for phase \(x\). In addition, in a four-leg MMC, the current of the NL-HBCC component must be the same for the corresponding legs of the NL-HBCC and the PL-HBCC, while the value of the DC voltage component must be in the inverted form for them. As a result, irrespective of the voltages on the filter inductors, the average voltage between the positive-link and the negative-link \((V_{PL} - V_{NL})\) is always \(V_{DCM}\). Thus, the average voltage between the positive-link and the neutral point \((N)\) is \(V_{PL} = +V_{DCM}/2\), while the average voltage between negative-link and \(N\) is \(V_{NL} = -V_{DCM}/2\). Although the voltage on a leg has a DC component, there exists no DC component on the line-to-line voltage or the line-to-neutral voltage in both HBCCs. The instant

Fig. 2. Reference voltages of the NL-HBCC leg and the PL-HBCC leg against the pair-leg reference voltage, all for phase \(a\).
the DC-link voltages of all of the HBMIs, and keeping the DC-link voltages at the desired reference value. However, this can become difficult if the converter currents have zero or negative sequence components, or the series HBMs have slightly different characteristics. When implementing a medium voltage MMC, even the parasitic stray capacitances to the Earth can lead to unwanted scaling effects and unequal voltage distribution among the series connected HBMs. A basic diagram of the proposed controller is shown in Fig. 3. The diagram consists of both a reference current extractor and a predictive current controller.

### A. Reference signals calculation

The general instantaneous power theory [17] introduces the reference currents for each phase of the MMC based STATCOM as described in Fig. 3(a). The objective of this compensation theory is to make the source currents completely sinusoidal and balanced, i.e. in phase with the fundamental positive sequence component of the source voltage. The reference current can be obtained for both unbalanced load conditions and unbalanced voltages conditions, simultaneously. By measuring the three-phase voltages of the point of common coupling (PCC), the reference voltages of the legs in each pair-leg can be calculated. It can be presented in a discrete form by a good approximation within the switching time period \([k, k + 1]\), as below:

\[
\begin{bmatrix}
V_{N_x,\text{ref}}(k) \\
V_{P_x,\text{ref}}(k)
\end{bmatrix} =
\begin{bmatrix}
V_x(k-1) - \frac{L_F(i_{C_x,\text{ref}}(k) - i_{C_x}(k-1))f_s}{2} \\
V_x(k-1) - \frac{L_F(i_{C_x,\text{ref}}(k) - i_{C_x}(k-1))f_s}{2}
\end{bmatrix}
+ \begin{bmatrix}
\frac{V_{DCM}}{2} \\
\frac{V_{DCM}}{2}
\end{bmatrix}
\]

where, \(V_{N_x,\text{ref}}\) and \(V_{P_x,\text{ref}}\) are the predicted reference voltages for the NL-HBCC leg and the PL-HBCC leg, respectively; \(V_x\) is the point of common coupling voltage; \(i_{C_x,\text{ref}}\) denotes the reference current of the STATCOM; and \(f_s\) is the sampling frequency of the control unit; for the legs connected to phase \(x\). The balancing current, \(I_{Bx}\), is the same in both legs of a pair-leg for steady state operation of the STATCOM, ignoring the derivation of \(I_{Bx}\) in (5). Neglecting the resistance associated with \(L_F\), (5) can be employed as a predictive current controller for the STATCOM to track the reference currents. In a four-leg MMC, the predicted reference voltages for the NL-HBCC leg and the PL-HBCC leg connected to the neutral point \(N\) are determinate as follows:

\[
\begin{bmatrix}
V_{NN,\text{ref}}(k) \\
V_{PN,\text{ref}}(k)
\end{bmatrix} =
\begin{bmatrix}
V_{Na,\text{ref}}(k) + V_{Nb,\text{ref}}(k) + V_{Nc,\text{ref}}(k) \\
V_{Pa,\text{ref}}(k) + V_{Pb,\text{ref}}(k) + V_{Pc,\text{ref}}(k)
\end{bmatrix}
\]

Therefore, the duty cycle for all of the HBMs in each leg can be obtained from (5) and (6), by real-time measuring of the currents and voltages of the converter and load, as shown in Fig. 3(b).
B. HBM switching modulation signals

Among the various pulse programming methods, the carrier based pulse width modulation (PWM) methods are the preferred approaches in multilevel converters due to their fixed switching frequencies and their implementation simplicity. Phase-shifted PWM (PS-PWM) is the most commonly used modulation technique for cascaded multilevel converters, because it offers an even power distribution among all of the HBMs, and it is very easy to implement independent of the number of series HBMs [18]. This modulation shifts the phase of each carrier signal in a proper angle to reduce the harmonic content of the passing current from each leg and to lower the output current ripple of the MMC (see Fig. 4). Although the carrier signals used for each HBM have a similar shape, they are relatively shifted to each other as follows:

$$\tau = \frac{1}{2(n-1)f_C}$$  \hspace{1cm} (7)

where \(\tau\) is the time interval between two adjacent carrier signals and \(f_C\) is the frequency of each carrier signal (actually the switching frequency of each HBM). While each HBM in a leg has an independent carrier signal, the reference signal is shared by all of the HBMs in a series. The switching pattern for each HBM is obtained by comparing the reference duty cycle signal with the carrier signal related to that HBM. To reduce the output current ripple of the MMC, the carrier signals for the NL-HBCC legs are shifted by 180° in comparison with those of the PL-HBCC legs, as shown in Fig. 4. Therefore, the output current ripple of the MMC can reciprocally be canceled up to 50% in comparison with the ripples of each HBCC.

IV. DC-LINK VOLTAGE BALANCING

A. Self energy balancing inside the MMC

The instantaneous power of both legs in a pair-leg connected to phase \(x\) of the network, can be calculated using (1) and (5). Over the network frequency (i.e. 50 Hz or 60Hz), the instantaneous power of each leg has a DC component along with an alternative component as follows:

$$\begin{bmatrix} P_{N_x} \\ P_{P_x} \end{bmatrix} = \begin{bmatrix} \tilde{P}_{N_x} \\ \tilde{P}_{P_x} \end{bmatrix} + \begin{bmatrix} \hat{P}_{N_x} \\ \hat{P}_{P_x} \end{bmatrix}$$  \hspace{1cm} (8)

Each part of (8) is equal to:

$$\begin{bmatrix} \tilde{P}_{N_x} \\ \tilde{P}_{P_x} \end{bmatrix} = \begin{bmatrix} \frac{1}{2}i_C \cdot V_x \cdot f_s - \frac{i_C \cdot L_F (i_{CS,ref} - i_C)}{4} + \frac{I_B V_{DCM}}{2} \\ \frac{1}{2}i_C \cdot V_x \cdot f_s - \frac{i_C \cdot L_F (i_{CS,ref} - i_C)}{4} + \frac{I_B V_{DCM}}{2} \end{bmatrix}$$  \hspace{1cm} (9)

$$\begin{bmatrix} \hat{P}_{N_x} \\ \hat{P}_{P_x} \end{bmatrix} = \begin{bmatrix} \frac{1}{2}i_B \cdot V_x - \frac{i_B \cdot L_F (i_{CS,ref} - i_C)}{4} + \frac{I_{C2} V_{DCM}}{4} \\ \frac{1}{2}i_B \cdot V_x - \frac{i_B \cdot L_F (i_{CS,ref} - i_C)}{4} + \frac{I_{C2} V_{DCM}}{4} \end{bmatrix}$$  \hspace{1cm} (10)

Considering (9), both of the components in the DC component of (8) are similar. Therefore, the average active power is the same for both legs of a pair-leg, over the network frequency. Moreover, regarding (2), the neutral current of the converter is equally divided between the two legs connected to the neutral, in a four-leg MMC. Accordingly, the instantaneous power for the NL-HBCC leg and the PL-HBCC leg connected to the neutral can be determined as follows:

$$\begin{bmatrix} P_{NN} \\ P_{PN} \end{bmatrix} = \begin{bmatrix} \frac{1}{2}i_C \cdot V_{NL} - i_{BN} \cdot V_{DCM} \\ \frac{1}{2}i_C \cdot V_{NL} + i_{BN} \cdot V_{DCM} \end{bmatrix}$$  \hspace{1cm} (11)

Considering (11), the DC component of the instantaneous power is equal to \((V_{DCM} i_{BN})/2\), which is the same for both legs connected to the neutral. As a result, the stored energy in both legs of each pair-leg is equal. On the other hand, the stored energy in all of the pair-legs becomes equal, due to the presence of the balancing currents, resulting in an energy balance among all of the pair-legs in the converter. In fact, all of the pair-legs are connected together in parallel. Therefore, the MMC theoretically has the ability of self energy balancing among all of the legs, even in unbalanced conditions. To regulate the total stored energy inside the converter, so that it is equal to a predetermined reference value, a DC voltage regulator unit is added to the reference output power of the STATCOM as shown in Fig. 3(a). As a result, the mean value of all of the DC-link capacitor voltages is regulated toward a certain value by estimating the power losses through the DC voltage regulator unit.

However, the energy stored in both legs connected to the same phase may be a little different, due to the non-ideal nature of the converter elements. This may be eliminated by using an appropriate local controller to adjust the current contribution of both legs connected to the same phase, as shown in Fig. 3(d). There are four pair-leg stored energy regulators (PSER) in the MMC, that regulate the stored energy of both legs in a pair-leg.
B. Capacitor voltage balancing in the cascaded HBM

Each HBM has two complementary switches in series, providing either the DC-link voltage or zero for the AC output. When the AC output voltage of a HBM in the NL-HBCC is set to its DC-link voltage, the capacitor voltage of the HBM, decreases for a positive input current \((i_{nx} > 0)\), and increases for a negative input current \((i_{nx} < 0)\). Conversely, in the PL-HBCC, the capacitor voltage increases for a positive input current \((i_{px} > 0)\) and decreases for a negative input current \((i_{px} < 0)\). When the output voltage of a HBM is set to zero, the capacitor voltage will not change in both of the HBCCs. These switching effects can be used for capacitor voltage balancing among all of the series HBMs in a leg. For this purpose, the measured capacitor voltages of the legs are sorted in ascending order during each of the switching periods. The sign of the leg current and the number of the HBM that are permanently set to its DC-link voltage determine which HBM should be selected [19].

C. Total energy stored inside the MMC

The capacitance of the DC-link capacitors in each HBM is determined on the basis of the maximum permitted variations of the DC-link voltage. The minimum DC capacitance requirement for a HBM can be calculated by using the following equation:

\[
C_m = \frac{i_{HBm}}{f_C \cdot \Delta V_{cm,max}} \tag{12}
\]

where \(\Delta V_{cm,max}\) is the maximum allowable voltage ripple on the DC-link among all of the HBMs, \(i_{HBm}\), is the nominal current rating for each HBM and specified by:

\[
i_{HBm} = \frac{\text{max}(i_x)}{2} \quad x=a,b,c,N \tag{13}
\]

where \(\text{max}(i_x)\) is the maximum output current coming out of the converter terminals. The total energy stored in all of the distributed capacitors of the MMC can be calculated using (12) and (13) as bellow:

\[
E_t = 8(n-1) \left[ \frac{1}{2} C_m V_{cm}^2 \right] = \frac{4 i_{HBm} V_{DCM}^2}{(n-1) f_C \Delta V_{cm, max}} = \frac{2 \text{max}(i_x) V_{DCM}^2}{f_C \Delta V_{DCM}} \Big|_{x=a,b,c,N} \tag{14}
\]

It is known that the total energy stored in a conventional multilevel STATCOM with a common DC-link such as a diode clamped multilevel STATCOM is equal to (15):

\[
E_t = \frac{1}{2} C_{DC} V_{DCM}^2 = \frac{\text{max}(i_{DC}) V_{DCM}^2}{2 f_C \Delta V_{DCM}} \tag{15}
\]

where \(C_{DC}\) is the total capacitance of the common DC-link and \(i_{DC}\) is the instantaneous DC-link current. The value of \(i_{DC}\) depends on the negative sequence currents of the converter [20], and taking the worst case leads us to have \(i_{DC} = \text{max}(i_x)\). Therefore in the same converter rating and voltage ripple condition, the total energy stored in the distributed capacitors of the MMC based STATCOM is four times higher than the energy stored in a conventional multilevel STATCOM having one central capacitor in the common DC-link.

### Table I: Circuit Parameters Used for Simulation

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Converter power capacity</td>
<td>10 MVA</td>
</tr>
<tr>
<td>RMS line-to-line voltage at PCC</td>
<td>25 kV</td>
</tr>
<tr>
<td>Source inductance</td>
<td>12.5mH(6.25)</td>
</tr>
<tr>
<td>Source resistance</td>
<td>0.7Ω (%1.12)</td>
</tr>
<tr>
<td>Number of HBMs in each leg</td>
<td>25</td>
</tr>
<tr>
<td>Inductance of filter inductor</td>
<td>3 mH (%1.5)</td>
</tr>
<tr>
<td>DC-Link voltage of each HBM</td>
<td>3kV</td>
</tr>
<tr>
<td>DC-Link capacitors specification</td>
<td>0.8 mF/3.3kV</td>
</tr>
<tr>
<td>Carrier frequency</td>
<td>1000 Hz</td>
</tr>
<tr>
<td>Equivalent switching frequency</td>
<td>50fC</td>
</tr>
<tr>
<td>RMS current rating of the HBM</td>
<td>300 A</td>
</tr>
</tbody>
</table>

on a three-phase 25kV, 10MVA, 50Hz base

### Table II: Control Parameters Used for Simulation

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proportional gain of DC voltage regulator</td>
<td>(K_{p1})</td>
</tr>
<tr>
<td>Integral gain of DC voltage regulator</td>
<td>(K_{i2})</td>
</tr>
<tr>
<td>Proportional gain of the PSER</td>
<td>(K_{p2})</td>
</tr>
<tr>
<td>Integral gain of the PSER</td>
<td>(K_{i2})</td>
</tr>
<tr>
<td>Damping ratio of low pass filter</td>
<td>(\xi)</td>
</tr>
<tr>
<td>Cut off frequency of low pass filter</td>
<td>(\omega_{cut})</td>
</tr>
</tbody>
</table>

V. Simulation Study

The proposed control algorithm is implemented in MATLAB, and the power circuit is simulated using PSIM to preliminarily verify the effectiveness of the proposed MMC based STATCOM. Assuming an electrical railway application, a 25kV network having a distorted unbalanced load is considered for compensation. A single branch load having 9.41% THD is connected between two phases of the PCC. Each leg of the compensator has twenty-five HMBs. All of the HBMs have a DC storage capacitor with a nominal DC voltage of 3.3kV. However, the DC-link voltage of each HBM is set 3kV. Therefore, the voltage between the negative and positive links will be \(V_{DCM} = 75\)kV. The PS-PWM modulation technique, with a carrier frequency of \(f_C=1000Hz\), is applied to all of the HBMs. Hence, considering Fig. 4, the equivalent switching frequency is 50kHz from the MMC output current point of view, while each switch of the HBMs in the MMC based STATCOM is working at 1000Hz. The carrier frequency is selected based upon several factors such as the switch type, the level of output voltage and the allowable THD content of the output current. Table 1 and 2 summarize the circuit parameters and the control parameters that are used in the simulation study.

The load current waveforms and the source-end current waveforms, before and after compensation, are shown in Fig. 5. Before the start time \((t_s = 0.1s)\), the compensator is deactivated, and then after \(t_s\), the source-end currents are balanced and the harmonics are almost eliminated by the proposed compensator. In addition, the source-end currents become in phase with the fundamental of the positive sequence voltage and they don’t contain reactive power components. Also the voltages at the PCC become harmonic free and balanced after
Fig. 5. Voltage waveforms at the PCC, and current waveforms in the load side and source side, before and after compensation by the MMC based STATCOM.

Fig. 6. Voltage of the PL-HBCC and the NL-HBCC legs, neglecting the series inductor voltage.

Fig. 7. HBM DC-link voltage ripples, before and after compensation of the unbalanced and distorted load.

Fig. 8. The MMC legs currents before and after compensation of the unbalanced and distorted load, and their transient behavior.

t_S. Fig. 6 shows the voltage waveforms of the PL-HBCC and the NL-HBCC legs, neglecting the filter inductor voltages in the MMC. Fig. 7 shows the DC-link voltages of the HBMs in both the NL-HBCC and the PL-HBCC before and after t_S. All of the HBMs in a leg have the same variation because of the capacitor voltage balancing algorithm in each leg. Because of the unbalanced output current of the MMC, there is a slight difference between the average values of the DC-link voltages of the HBMs in different pair-legs. The pair-leg connected to phase b consumes the active power, while the pair-legs connected to phase a and phase c, produce the active power balancing of the source currents. As a result, the average values of \( V_{CP,b1} \) and \( V_{CN,b1} \) will be increased and the average values of \( V_{CP,a1} \), \( V_{CN,a1} \), \( V_{CP,c1} \), and \( V_{CN,c1} \) will be reduced. As see in Fig. 8, the balancing currents flow from the pair-leg of phase b to the pair-legs of phase a and phase c, because of the DC voltage differences. Considering Fig. 8, the magnitude of the balancing current in phase b is measured at about \( I_{bb} = 50A \), while in phase a and phase c it is measured at about \( I_{ba} = I_{bc} = -25A \). As a result, the proposed controller can regulate all of the DC-link mean voltages at a predetermined level while the output currents of the MMC based STATCOM are unbalanced and distorted.
VI. CONCLUSIONS

This paper presents a novel high-power STATCOM based on a modular multilevel converter to compensate an unbalanced and distorted medium-voltage load. The energy balance procedure inside the converter was discussed and it was shown that the MMC can regulate all of the DC capacitor voltages at a predetermined level while the output currents are unbalanced and distorted. An appropriate predictive current controller which predicts in real time the module voltages, presents ac currents of the MMC based STATCOM that track their references with a small ripple. Considering the simulation studies, to compensate higher order harmonics, a smaller switching frequency for each switch is needed. This will result in smaller switching power losses and an improvement in energy efficiency, as well as a reduction in the heat dissipation, dimensions and weight of the converter. The main advantages of the MMC based STATCOM are its modularity and the ability to operation under unbalanced conditions without using a low frequency transformer. The intrinsic modularity characteristic of this topology increases its reliability and makes it suitable for high-power applications such as electrified railway power supply systems.

REFERENCES


Hassan Mohammadi Pirouz (S’08) was born in Mashhad, Iran, on December 28, 1980. He received his M.S. from the K. N. Toosi University of Technology in September 2005. He is currently a Ph.D. student at the K. N. Toosi University. His research interests are in the areas of designing, modeling and control of high power electronics converters and their applications in FACTS controllers. Mr. Pirouz is a student member of IEEE and The Institute of Engineering and Technology (IET).

Mohammad Tavakoli Bina (S’98, M’01, SM’07) was born in Tehran, Iran, on July 14, 1962. He received his B.S. from the University of Tehran in 1992, and his Ph.D. in Power Electronics and Power System Interconnection from the University of Surrey in the UK in June 2001. He has been a certified engineer in the province of Tehran for ten years. He is presently holding an Associate Professor position at the K. N. Toosi University of Technology. His research interests include design and control of power electronic applications in power systems.